Open Access Open Access  Restricted Access Subscription Access

Adding New Chemical Dopants to Wafer Chips for Attaining Better Performances

Saeid Zoghi

Abstract


Real crystals vary to the ideal one in that they possess imperfections or defects.[1] Some defects, due to impurity dopant atoms, are absolutely necessary for the creating devices in the crystal. Other crystalline defects may be useful if they present in moderate density. Most of them however are undesirable, regardless of the density in which they may be found in the crystal. Different forms of defects in single-crystal and their basic structures, mechanisms of their formation are described by, S. Wolf and R. N. Tauber, in great detail.[2] Unwanted crystalline defects and impurities can be introduced during process of silicon crystal growth or subsequent wafer fabrication processes. These defects and impurities, some are undesirable because of both can degrade device characteristics and overall gain. Gettering is the process whereby impurities concentrations are lessen in the device segment of the wafer by system of localizing them in discrete, predefined sections of the wafer where they cannot disturb device demonstration. The organization of metal contamination is one of the greatest significant features and constraints of effective integrated circuit manufacture. Gettering has extended as a significant part of the silicon fabrication procedure. Simply, gettering is a stand-by course whereby metal contamination is reduced inoffensive in the event of a letdown of method contamination management. This paper shields particular of the essential principles that motivate this significant skill and confers about numerous methods to the problematic, prominence the problems related with each of them

Full Text:

PDF

References


Ravi K.V. Imperfections and Impurities in Semiconductor Silicon. Wiley, New York, 1981.

Wolf S., Tauber R.N. Silicon Processing for VLSI Era. Process Technology. 2nd Edn; 1: Lattice Press Sunset Beach, California.

Rozgonyi G. A. Trends in Defects and Impurity Control for Fine Line VLSI Processing. Defects in Silicon, Electrochem. Soc., Pennington, N.J., 1983; 20p.

Tan T.Y., Gardner E.E., Tice W.K. Appl. Phys. Lett. 1977; 30: 175p.

Falster R., Bergholz W. J. Electrochem. Soc. 1990; 137: 1548p.

Zhang P., Haarahiltunen A., Istratov A. et al. Simulations of Iron Re-Dissolution from Oxygen Precipitates in Cz-Silicon and its Impact on Gettering Efficiency. Department of Materials Science and Engineering, University of California at Berkeley, and Lawrence Berkeley National Laboratory, MS 62-R0203, 1 Cyclotron Road, Berkeley, CA 94720, USA

Seibt, Kveder V., Schr´┐Âter W. Interaction of Interstitially Dissolved Cobalt and Oxygen-Related Centres in Silicon. Physikalisches Institut, Universitt Gettingen, Bunsenstr. 13-15, D-37073 G├╝ttingen, Germany now at: Wacker Siltronic, P.O.Box 1140, D-84479 Burghausen, Germany.

Schultz O., Riepe S., Glunz S.W. Properties of Cavities Induced by Helium Implantation in Silicon and their Applications to Devices Influence of High-Temperature Processes on Multicrystalline Silicone of High-temperature Processes on Multi-crystalline Silicon. Fraunhofer ISE, Heidenhofstr. 2, 79110 Freiburg, Germany

Cavalcoli D., Cavallini A., Rossi M. Minority Carrier Diffusion Lengths in Multi-Crystalline Silicon Wafers and Solar Cells Carrier Diffusion Lengths in Multi-crystalline Silicon Wafers and Solar Cells. INFM and Physics Department, University of Bologna, University of Konstanz, Department of Physics, D-78457 Konstanz Germany.

Kittler M., Seifert IHP W., Postfach. Limitation of the Action of Gettering and Passivation on Dislocations Limitation of the action of gettering and passivation on dislocations. 1466; 15204 Frankfurt (Oder), Germany.

Weber E.R. Materials Science & Engineering. 374 Hearst Memorial Mining Building University of California at Berkeley, Berkeley CA 94720.




DOI: https://doi.org/10.37628/ijssm.v2i1.13

Refbacks

  • There are currently no refbacks.